

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

# PATENT APPLICATION

Applicant

: Seong-Hoon Lee

Application No. : 10/722,959 Confirmation No.: Not Yet

Assigned

Filed

: November 26, 2003

For

: DIGITAL DELAY-LOCKED LOOP CIRCUITS WITH

HIERARCHICAL DELAY ADJUSTMENT

Group Art Unit : Not Yet Assigned

Examiner

: Not Yet Assigned

New York, New York 10020

February 26, 2004

Commissioner for Patents P.O. Box 1450

Alexandria, Virginia 22313-1450

## TRANSMITTAL LETTER FOR INFORMATION DISCLOSURE STATEMENT

Sir:

Transmitted herewith is an Information Disclosure Statement in the above-identified patent application. Statement is submitted:

- [x] within three months of the application filing date;
- [] more than three months from the application filing date but before the mailing date of the first Office Action on the merits.

In accordance with 37 C.F.R. § 1.97, submission of this Statement requires no fee. However, if for any reason a fee is due, the Director is hereby authorized to charge payment of any fees required in connection with this Information Disclosure Statement to Deposit Account No. 06-1075. A duplicate copy of this letter is transmitted herewith.

Respectfully submitted,

Michael J Chasan

Registration No. 54,026

Agent for Applicant

FISH & NEAVE

Customer No. 1473

1251 Avenue of the Americas

New York, New York 10020-1105

Tel.: (212) 596-9000

Fax: (212) 596-9090

I hereby certify that this

Correspondence is being deposited may the U.S.

Postal Service 48 That

Class Mail in an envelope

Addressed to:

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450 on

Signature of Person Signing



#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#### PATENT APPLICATION

Applicant : Seong-Hoon Lee

Application No.: 10/722,959 Confirmation No.: Not Yet

Assigned

Filed : November 26, 2003

For : DIGITAL FREQUENCY MULTIPLYING DLLs

Group Art Unit : Not Yet Assigned

Examiner : Not Yet Assigned

New York, New York 10020

February 26, 2004

Commissioner for Patents P.O. Box 1450

Alexandria, Virginia 22313-1450

## INFORMATION DISCLOSURE STATEMENT

Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97, applicant hereby makes the following documents of record in the above-identified patent applications:

## U.S. Patent Documents

Patent No.	Applicant(s)	Issued
5,463,337	Leonowich	10/31/95
6,194,947 B1	Lee et al.	02/27/01
6,295,328 <sub>,</sub> B1	Kim et al.	09/25/01
6,313,688 B1	Lee et al.	11/06/01
6,326,826 B1	Lee et al.	12/04/01

#### U.S. Patent Documents

Patent No.	Applicant(s)	Issued
6,366,148 B1	Kim	04/02/02
6,512,408 B2	Lee et al.	01/28/03
6,573,771 B2	Lee et al.	06/03/03
6,642,760 B1	Alon et al.	11/04/03
6,661,863 B1	Toosky	12/09/03

## U.S. Patent Application Publication

Application No.	<u>Applicant</u>	<u>Filed</u>
2003/0219088 A1	Kwak	12/30/02

### Other Documents

Jong-Tae Kwak, <u>A Low Cost High Performance</u>
Register-Controlled Digital DLL for 1 Gbps x32 DDR SDRAM, The
8th Korean Conference on Semiconductors, February 2001.

Ramin Farjad-Rad, A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly Integrated Digital Chips, IEEE Journal of Solid-State Circuits, Vol. 37,. No. 12, December 2002, p. 1804-1812.

A copy of the aforementioned documents, which are listed on the accompanying Form PTO-1449 (submitted in duplicate), are enclosed herewith.

Applicant also wishes to call the attention of the Examiner to Lee, U.S. Application Nos. 10/719,348, filed November 21, 2003, 10/734,339, filed December 11, 2003, and 10/734,506, filed December 12, 2003 (copies of each enclosed). These patent applications have not been listed on

the accompanying Form PTO-1449 to prevent their respective Application Nos. from being printed on the face of any patent issuing from the present application. Applicant respectfully requests that the Examiner initial "All references have been considered" on the enclosed Form PTO-1449 to indicate that these references were considered.

See MPEP §§ 609 III.C(2)-(3).

It is respectfully requested that these documents be (1) fully considered by the Patent and Trademark Office during examination of this application; and (2) printed on any patent which may issue on this application. Applicant requests that a copy of Form PTO-1449, as considered and initialed by the Examiner, be returned with the next communication.

Respectfully submitted,

Michael J. Chasan

Registration No. 54,026

Agent for Applicant

FISH & NEAVE

Customer No. 1473

1251 Avenue of the Americas

New York, New York 10020-1105

Tel.: (212) 596-9000

Fax: (212) 596-9090

I hereby certify that this Correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope Addressed to:

Commissioner for Patents
P.U. Box 1450

Alexanuria, VA 22313-1450 on

Claire Vaintil-van Goodman
Signature of Person Signing

**FORM PTO-1449** 

# U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. MIC-40	<b>APPLICATION NO.</b> 10/722,959
APPLICANT Seong-Hoon Lee	CONFIRMATION NO. Not Yet Assigned
FILING DATE November 26, 2003	GROUP Not Yet Assigned

ATION DISCLOSURE STATEMENT
BY APPLICANT

U.S. PATENT DOCUMENTS

PADRIM	40×	0.5	. PATENT DOCUM	ENIS		
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	5,463,337	10/31/95	Leonowich	327	158	
	6,194,947 B1	02/27/01	Lee et al.	327	359	
•	6,295,328 B1	09/25/01	Kim et al.	375	376	
	6,313,688 B1	11/06/01	Lee et al.	327	359	
	6,326,826 B1	12/04/01	Lee et al.	327	161	
	6,366,148 B1	04/02/02	Kim	327	262	
	6,512,408 B2	01/28/03	Lee et al.	327	359	
	6,573,771 B2	06/03/03	Lee et al.	327	158	
	6,642,760 B1	11/04/03	Alon et al.	327	158_	
	6,661,863 B1	12/09/03	Toosky	375	376	
	2003/0219088 A1	12/30/02	Kwak	375	376	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	The second secon
	Jong-Tae Kwak, <u>A Low Cost High Performance Register-Controlled Digital DLL for 1 Gbps x32 DDR SDRAM</u> , The 8th Korean Conference on Semiconductors, February 2001.
	Ramin Farjad-Rad, <u>A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly Integrated Digital Chips</u> , IEEE Journal of Solid-State Circuits, Vol. 37,. No. 12, December 2002, p. 1804-1812.
All references h	nave been considered.

**EXAMINER INITIAL** 

#### **EXAMINER**

#### **DATE CONSIDERED**

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.